Fundamental Technologies

Cassini MIMI Pages

ASIC Bus Address Decoder, Configuration and Status Registers, Bus Control Logic, and Interrupt Controller

Synchronous Receiver Transmitter (baud rate 50 KHz or 100 KHz - selectable)

EPU Software Tasks (preliminary design) - Normal Mode

CPU Software Tasks (preliminary design) - Normal Mode

Return to DPU main table of contents page.
Return to Historical MIMI Memos and Notes main page.
Return to Cassini MIMI table of contents page.
Return to Fundamental Technologies Home Page.

Updated 6/17/08, T. Hunt-Ward
tizby@ftecs.com